Introduction {#sec1}
============

Metal--insulator--metal structures that strongly confine light between two metal--insulator interfaces in the form of surface plasmon polaritons are one of the most fundamental architectures in plasmonics, metamaterials, and nanophotonics.^[@ref1]−[@ref3]^ They have extensively been applied to nanofocusing,^[@ref4]^ enhanced spectroscopy,^[@ref5]^ infrared emitters,^[@ref6]^ and lasers.^[@ref7]^ Although simple insulators or fluorescent films have been inserted between metals in the conventional studies, there is growing interest in metal--quantum--nanostructure--metal plasmoelectronic devices: new generation structures sandwiching epitaxially grown semiconductor quantum optoelectronic devices between metal layers. Metal--metal (MM)-waveguide quantum cascade lasers (QCLs) with enhanced mode confinement can be viewed as one of such devices ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}a).^[@ref8]−[@ref10]^ Quite recently, striking performance of metasurface quantum-well infrared photodetectors (QWIPs) was also reported ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}b).^[@ref11]−[@ref13]^ Many of them are based on Au-GaAs/AlGaAs-Au configurations. In these devices, the metal--semiconductor interfaces need to achieve electrical functionality for current flow with low contact resistance in addition to showing optical functionalities to be able to efficiently guide and confine the electromagnetic fields. To attain optimal optical functionalities, the formation of well-defined and abrupt interfaces between the semiconductor and metals is necessary on both sides. When alloyed intermediate layers are formed to create ohmic contacts, uncontrolled micro- and/or nanosized alloyed structures with random compositions significantly degrade the plasmonic properties of metal--semiconductor interfaces.^[@ref14],[@ref15]^ To solve this problem, the ohmic contacts on both sides of these devices should be obtained using nonalloying methods. The separation between the metal layers (i.e., the thickness of the semiconductor) should also be as thin as possible to enhance the electromagnetic field, which requires thin contact layers. Finally, the necessary ohmic characteristics should be maintained even at low temperatures because metal--semiconductor--metal plasmoelectronic devices are often operated under cryogenic conditions.^[@ref8]−[@ref13]^ To fulfill these emerging requirements for standard n-GaAs-based devices, it is necessary to revisit the classical challenges of the formation of ohmic contacts to Si-doped n-GaAs.

![Schematic illustrations of metal--semiconductor--metal plasmoelectronic devices. (a) MM-waveguide QCL and (b) metasurface QWIP. (c) Standard fabrication sequence for these devices based on (c-1--c-5) substrate inversion process. The red dashed lines indicate the surfaces of the initial side contacts studied in this work.](ao-2018-03260g_0001){#fig1}

As is well known, ohmic contacts, which exhibit a linear current--voltage (*I*--*V*) characteristic, are one of the most important elemental technologies for semiconductor optoelectronic devices. Since 1970s, there has been considerable research carried out on ohmic contacts to the standard Si-doped n-GaAs (100).^[@ref14]−[@ref20]^ Because of the compensation effects of Si, the maximum active carrier concentration in the Si-doped GaAs is usually limited up to the carrier concentration (*N*~c~) of 5 × 10^18^ cm^--3^.^[@ref21]−[@ref23]^ Because this carrier concentration is insufficient for the formation of nonalloyed ohmic contacts, alloyed ohmic contacts have normally been used.^[@ref14]−[@ref20]^ Ohmic contacts with low contact resistivity are realized by depositing metal (+ dopant) films such as AuGe or InSn onto the n-GaAs, followed by annealing at around 400 °C. The process produces alloyed intermediate layers between metals and semiconductors, which are not acceptable for plasmoelectronic devices as mentioned above.

Metal--semiconductor--metal plasmoelectronic devices are normally fabricated using the following sequence based on the substrate inversion process, as schematically shown in [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c: growth of an initial-side contact layer ("initial-side" means that the contact layers are grown at the initial stage of growth) on the sacrificial layer, device layer (such as QCL and QWIP), and end-side contact layer ("end-side" means that the contact layers are grown at the end of the growth) ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c-1), metal-electrode formation on the end-side contact layer ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c-2), bonding the original substrate to the support substrate upside down using Au--In--Au^[@ref8]−[@ref10]^ or Au--Au^[@ref12],[@ref13]^ bonding ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c-3), etching the original substrate and sacrificial layer ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c-4), and metal-electrode formation on the initial-side contact layer ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c-5). Between these two sides of the contact formation ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c-2,c-5), the way for making a nonalloyed ohmic contact with the end sides ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c-2) is straightforward. According to the previous studies, nonalloyed ohmic contacts with low contact resistivity can be realized by using (i) in situ metallization,^[@ref24]^ (ii) doping of ultrahigh-concentration Si,^[@ref25]^ or (iii) capping with low-temperature-grown GaAs (LT-GaAs) layers.^[@ref26]^ Thus, if we can also achieve ohmic contacts with the initial sides (as indicated by the red dashed line in [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}), double-sided nonalloyed ohmic contacts will become feasible. However, nonalloyed ohmic contacts to the initial sides have not yet been established. In recent reports on metal--semiconductor--metal devices, the initial sides are nonalloyed Schottky or alloyed shallow ohmic materials using Pd as a compromise.^[@ref8]−[@ref10],[@ref12],[@ref13],[@ref19],[@ref20]^ There are several restrictions on the realization of nonalloyed ohmic contacts to the initial sides. The initial-side surfaces are first buried by the crystal growth of the succeeding upper layers and then exposed after bonding to the support substrates upside down, followed by etching of the original substrates and sacrificial layers. This rules out the in situ metallization technique ((i) above).^[@ref24]^ It is also necessary to grow high-quality epitaxial layers such as QCL or QWIP on the initial-side contact layers. Therefore, LT-GaAs with a low-crystal quality ((iii) above) cannot be used.^[@ref26],[@ref27]^

In this paper, we report a way of realizing nonalloyed ohmic contacts to the initial-side n-GaAs layers by utilizing the technique of doping of ultrahigh-concentration Si ((ii) above).^[@ref25]^ We found that nonalloyed ohmic contacts cannot be realized by simply applying the technique using ultrahigh-concentration Si, which is effective for the end sides.^[@ref25]^ By carefully optimizing the Si-doping concentration and growth temperature, nonalloyed ohmic contacts to the initial sides were, for the first time, realized in n-GaAs-based devices.

Results and Discussion {#sec2}
======================

We began by examining whether the technique using ultrahigh-concentration Si, which is effective for the end sides,^[@ref25]^ is also applicable to the initial sides. We grew a device layer (the QWIP structure consists of Al~0.3~Ga~0.7~As with n-GaAs QWs) sandwiched by initial-side and end-side contacts on an AlGaAs sacrificial layer. The initial-side contact layer consists of (1) 30 nm n-GaAs (the Si concentration (*N*~Si~) is 5.5 × 10^19^ cm^--3^), (2) 15 nm n-GaAs (*N*~Si~ = 3 × 10^18^ cm^--3^), and (3) 5 nm GaAs (nondoped), which were grown on an Al~0.55~Ga~0.45~As sacrificial layer at 530 °C. After the growth of the initial-side contact layer, the sample was heated to 580 °C, and the device layer was grown at the same temperature. Finally, the end-side contact layer, which consists of (3) 5 nm GaAs (non-doped), (2) 15 nm n-GaAs (*N*~Si~ = 3 × 10^18^ cm^--3^), and (1) 30 nm n-GaAs (*N*~Si~ = 5.5 × 10^19^ cm^--3^), which were grown at 530 °C. Immediately after the growth of the end-side contact layer, the substrate was cooled down to room temperature. The high concentration of Si (*N*~Si~ = 5.5 × 10^19^ cm^--3^) in the layer (1) is realized by δ-doping of Si (the δ-doping density (*N*~2DSi~) is 1 × 10^13^ cm^--2^) in n-GaAs (*N*~Si~ = 5 × 10^18^ cm^--3^) with a 2 nm separation. The number of δ-doping (*M*~δ~) is 16 because δ-doping was also performed on top of the sacrificial layer. After Ti/Au electrode formation, we first evaluated the contact properties of the end side. After the formation of the Ti/Au electrodes, the end-side contacts exhibited linear *I*--*V* curves with a contact resistivity (*ρ*~c~) of 3.9 × 10^--4^ Ω·cm^2^ at 77 K, as shown in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}a. This result is consistent with ref ([@ref25]). Next, we evaluated the contact properties of the initial side at 77 K after the substrate inversion process. For this sample, we bonded the original substrate to the support substrate using Au−Au diffusion, as shown in [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}c. [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}b shows the *I*--*V* characteristic between the two electrodes on the initial side at 77 K. Nonlinearity is clearly visible, indicating the formation of Schottky-like contacts. Because the contact resistance is too high, we cannot estimate the contact resistivity by transmission line model (TLM) measurements for this sample. It is thus concluded that the reported method for the end sides is not applicable to the initial side. A new approach is necessary.

![*I*--*V* characteristic between the two electrodes at 77 K of (a) end-side and (b) initial-side contact layers with a high concentration of Si. The size of the electrodes and separation between the two electrodes are 600 × 400 μm^2^ and 100 μm, respectively.](ao-2018-03260g_0010){#fig2}

On the n-GaAs surface, the Fermi level is pinned by the surface states located in the middle of the bandgap, which causes the formation of surface-depleted region.^[@ref25],[@ref28]^ To reduce the thickness of the surface depletion region for efficient electron tunneling and improve contact resistivity, it is necessary to increase the active carrier concentration. Here, we calculate the contact resistivity using a simple model in which the ionized donors are uniformly distributed, and the surface Fermi level of n-GaAs is pinned by the surface states located in the middle of the bandgap (inset of [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}). The *ρ*~c~ value at zero bias is calculated using the following equation as reported in ref ([@ref28])where *m*~c~*, q, ℏ, E, t*(*N*~d~*, E*)*, N*~d~, *E*~FM~(*N*~c~), *k*~B~, *T* are the effective electron mass, electric charge, reduced Planck constant, energy, transmission coefficient, donor concentration, metal Fermi level, Boltzmann constant, and temperature, respectively. The donors are fully activated and *N*~d~ = *N*~c~ in the neutral region (right-hand side of the energy band diagram shown in the inset of [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}) Assuming that the Schottky barrier height is 0.8 eV, we calculated ρ~c~ at low temperature as a function of *N*~c~ (plotted in [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}). The calculation results clearly suggest that contact resistivity is highly sensitive to the active carrier concentration in the contact layers. For example, increasing *N*~c~ from 3 × 10^18^ to 5 × 10^18^ cm^--3^ improves ρ~c~ by more than two orders of magnitude. Thus, maximization of active carrier concentration should be implemented to improve the contact resistivity. Note that the contact resistivity is also highly sensitive to the Schottky barrier height.

![Calculated contact resistivity *ρ*~c~ as a function of carrier concentration *N*~c~ at low temperatures. The inset depicts the energy band diagram of a metal--n-GaAs junction.](ao-2018-03260g_0009){#fig3}

We attempted to maximize the active carrier concentration by optimizing the doping. As a reference structure, we fabricated an initial-side contact layer without δ-doping. The initial-side contact layer consists of (1) 20 nm n-GaAs (*N*~Si~^(1)^ = 5 × 10^18^ cm^--3^), (2) 15 nm n-GaAs (*N*~Si~^(2)^ = 3 × 10^18^ cm^--3^), and (3) 10 nm GaAs (nondoped) grown at 530 °C. After the growth of the initial-side contact layer, an imitation device layer was grown on top at 580 °C. In this sample, the VDP measurement gave a total active carrier density (*N*~total~) of 1.41 × 10^13^ cm^--2^ at RT. This density is very close to the total doped Si density of 1.45 × 10^13^ cm^--2^, indicating that almost all the doped Si atoms had become active donors. Next, we checked *N*~total~ in the initial-side contact layer with high-concentration Si (*N*~Si~^(1)^ = 5.5 × 10^19^ cm^--3^) by adding δ-doping (*N*~2DSi~ = 1 × 10^13^ cm^--2^ and *M*~δ~ = 11; δ-doping was also performed on top of the sacrificial layer) with a 2 nm separation. Although we drastically increased the Si concentration, the active carrier density measured by the VDP method at RT rather decreased to *N*~total~ = 1.33 × 10^13^ cm^--2^. The reduction of active carrier density indicates that *N*~Si~^(1)^ = 5.5 × 10^19^ cm^--3^ is too high, and the carrier compensation effects (formation of Si on As-site, Si--Si pairs, or Si--X centers) become dominant.^[@ref23]^

To maximize the active carrier concentration, therefore, we investigated the lower Si-doping concentration conditions. We fabricated a series of samples in which initial-side contact layers consisted of (1) 20 nm n-GaAs (*N*~Si~^(1)^ = 5--17.5 × 10^18^ cm^--3^), (2) 15 nm n-GaAs (*N*~Si~^(2)^ = 3 × 10^18^ cm^--3^), and (3) 10 nm GaAs (nondoped). In the layer (1), δ-doping of Si (*N*~2DSi~ = 0--5 × 10^12^ cm^--2^) was performed with a 4 nm separation to realize a moderately high concentration of Si. The δ-doping was also applied to the sacrificial layer (*M*~δ~ = 6). After the growth, imitation device layers were grown on top at 580 °C. [Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"} shows the carrier density of the samples at RT measured using  van der Pauw (VDP) method. On increasing *N*~Si~^(1)^ from 0.5 × 10^19^ to 1.25 × 10^19^ cm^--3^, *N*~total~ increases from 1.41 × 10^13^ to 1.93 × 10^13^ cm^--2^. However, further increasing *N*~Si~^(1)^ results in a decrease in *N*~total~ to 1.67 × 10^13^ cm^--2^. This result reveals that the active carrier density peaks when *N*~Si~^(1)^ is around 1.25 × 10^19^ cm^--3^ (*N*~2DSi~ = 3 × 10^12^ cm^--2^).

![Total active carrier density *N*~total~ at RT as a function of Si concentration in layer (1) *N*~Si~^(1)^.](ao-2018-03260g_0008){#fig4}

Using the sample with the maximum carrier concentration (*N*~Si~^(1)^ = 1.25 × 10^19^ cm^--3^), we evaluated ρ~c~ of the initial-side contact layer by the TLM measurement after the substrate inversion process, as shown in [Figure [10](#fig10){ref-type="fig"}](#fig10){ref-type="fig"}c. From here, the thickness of the layer (1) is fixed at 28 nm, and δ-doping of Si (*N*~2DSi~ = 3 × 10^12^ cm^--2^ and *M*~δ~ = 7) was performed with a 4 nm separation. No δ-doping was performed on the sacrificial layers. The details of the structure of the initial-side contact layer are as follows: (1) 28 nm n-GaAs (*N*~Si~^(1)^ = 1.25 × 10^19^ cm^--3^), (2) 15 nm n-GaAs (*N*~Si~^(2)^ = 3 × 10^18^ cm^--3^), and (3) 10 nm GaAs (nondoped). As seen in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}a, the *I*--*V* curve between the two electrodes exhibits a linear property at RT in a range of ±0.3 V, indicating ohmic characteristics in this range. The value of ρ~c~ measured by TLM is 2.0 × 10^--1^ Ω·cm^2^. At 77 K, however, ρ~c~ increases to 6.4 Ω·cm^2^, and a nonlinear property was observed. The contact resistivity is therefore improved by optimizing the Si-doping concentration. However, it is still insufficient to realize an ohmic contact at low temperatures.

![*I*--*V* curves between two electrodes. The upper layers were grown at (a) 580 °C and (b) 530 °C. The size of the electrodes and separation between the two electrodes are 600 × 400 μm^2^ and 100 μm, respectively.](ao-2018-03260g_0007){#fig5}

We attributed the observed difference in contact resistivity between the end-side and initial-side contacts to changes caused by annealing. Although the samples were cooled down immediately after the growth of the end-side contact layers, the initial-side contact layers are annealed at 580 °C during the growth of the imitation device layers. To suppress these temperature-induced changes, we also grew the upper imitation device layer at 530 °C for the next step. At 530 °C, we can still maintain the quality of GaAs and AlGaAs at a reasonably high level. By reducing the temperature for the imitation device layer growth from 580 °C to 530 °C, we found that *N*~total~ measured by VDP slightly increased from 2.02 × 10^13^ to 2.33 × 10^13^ cm^--2^. The increase in carrier density at a lower growth temperature is consistent with that reported in the literature.^[@ref29]^[Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}b shows the *I*--*V* curves between the two electrodes at RT and 77 K of the sample in which the upper layer was grown at 530 °C. It is now clear that the nearly linear *I*--*V* curve is maintained in a range of ±0.3 V down to 77 K, indicating the realization of a nonalloyed ohmic contact in this range even at 77 K. The ρ~c~ values at RT and 77 K are 2.0 × 10^--2^ and 1.1 × 10^--1^ Ω·cm^2^, respectively. It should be noted that the *I*--*V* curve at 77 K exhibits nonlinear characteristics in the high voltage region (\|*V*\| \> 0.3 V) while linearity nearly maintains at RT, as shown in the inset of [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}b. When a higher voltage is applied to the triangular barrier (as shown in the inset of [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}), the effective thickness of the barrier for tunneling becomes thinner, resulting in the nonlinear increase of current. However, the obtained ohmic properties in a range of ±0.3 V at 77 K are good enough for many GaAs-based plasmoelectronic device applications because their device core layers exhibit relatively high resistance.^[@ref30]^ We additionally point out that further improvement of the contact properties might be obtained by tuning the Schottky barrier heights if necessary.^[@ref31],[@ref32]^

For the further understanding of the effects of the annealing temperature on contact resistivity, we checked the Si depth profiles using secondary ion mass spectrometry (SIMS). The SIMS measurements were performed on the samples after the substrate inversion process ([Figure [10](#fig10){ref-type="fig"}](#fig10){ref-type="fig"}c) whose *I*--*V* curves are shown in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}. [Figure [6](#fig6){ref-type="fig"}](#fig6){ref-type="fig"} shows the Si depth profiles. The high Si concentration observed at the surface region (0--3 nm) is due to surface contamination and is not discussed. On decreasing temperature from 580 °C to 530 °C, the lack of diffusion of Si into the nondoped GaAs layer is clearly visible. Suppression of diffusion causes an increase in Si concentration in the highly Si-doped layer (1) (+20%). Here, we additionally noted that Si diffusion into AlGaAs (the device layer) is highly suppressed in the sample grown at 530 °C. This is important for improving the device's performance, such as by reducing the leakage current in the photodetectors.

![Log plot of Si concentration *N*~Si~ depth profiles of the samples in which the upper layers of the initial-side contact layers are grown at 580 °C (red) and 530 °C (blue). The measurements were performed after the substrate inversion process. The inset shows a linear plot around the surfaces.](ao-2018-03260g_0006){#fig6}

Because the SIMS measurement cannot distinguish the activation state of Si atoms, we also evaluated the depth profiles of active carrier density by the VDP measurements combined with step-by-step etching (the details are explained in the [Experimental Section](#sec4){ref-type="other"} below). In addition to the two samples of initial-side contacts (whose upper device imitation layers were grown at 530 °C and 580 °C) after the substrate inversion process, we also performed the same experiment on the end-side contact in which the same layer structure was grown at 530 °C ((1) 10 nm GaAs (nondoped), (2) 15 nm n-GaAs (*N*~Si~^(2)^ = 3 × 10^18^ cm^--3^), and (3) 28 nm n-GaAs (*N*~Si~^(1)^ = 1.25 × 10^19^ cm^--3^ at 530 °C)). [Figure [7](#fig7){ref-type="fig"}](#fig7){ref-type="fig"} shows the plot of the reduction of *N*~total~ (Δ*N*~total~) by each 2 nm-thick etching step. It is clear that the active carrier density of the top part of the initial-side contact in which the upper layer was grown at 530 °C is higher than that of the initial-side contact in which the upper layer was grown at 580 °C (+60--80%). This carrier density difference is larger than the Si concentration difference (+20%), which is possibly due to the inactivation of doped Si (compensation effects) by high temperature annealing in addition to the effects of diffusion.^[@ref29],[@ref33]^ From the results, it is reasonable to conclude that the actual carrier volume density in the highly Si-doped layer (1) increased (+60--80%) by reducing the growth temperature. According to our calculations of the contact resistivity in the above section, the change is likely to result in a significant change in the contact resistivity.

![Plot of active carrier density difference ΔN~total~ of the initial-side contacts in which the upper layers of the initial-side contact layers are grown at 580 °C (red), 530 °C (blue), and end-side contact (black). The measurements for the initial-side contacts were performed after the substrate inversion process.](ao-2018-03260g_0005){#fig7}

Another noteworthy feature observed in [Figure [7](#fig7){ref-type="fig"}](#fig7){ref-type="fig"} is that the carrier concentration in the top part of the end-side contact is much higher than those in the initial-side contacts. Most probably, this high carrier concentration is the main reason why it is easy to obtain a nonalloyed ohmic contact to the end side. During the growth of Si-doped GaAs, surface segregation of Si occurs, resulting in the high Si concentration at the top part of the end-side contact.^[@ref34]^ In addition, the end-side contact is cooled down immediately after the growth, which suppresses the inactivation of Si (compensation effects).^[@ref29],[@ref33]^ In contrast, the surface segregation of Si reduces the Si concentration at the surfaces of initial-side contacts. Also, the initial-side contacts are inevitably annealed for the growth of upper layers. These make it difficult to obtain low-resistance Ohmic properties at the initial-side contacts. Therefore, decreasing the growth temperature for the contact layers and upper layers is highly important for minimizing these effects while the crystal quality of the upper layer should also be taken into account.

To minimize ρ~c~, we investigated ρ~c~ as a function of *N*~Si~^(1)^ controlled by the δ-doping density per layer (*N*~2DSi~). Except for the Si concentration, the growth conditions are the same as with the sample shown in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}b (the upper layers were grown at 530 °C). [Figure [8](#fig8){ref-type="fig"}](#fig8){ref-type="fig"}a shows ρ~c~ of samples with various *N*~Si~^(1)^ at RT and 77 K. When N~Si~^(1)^ is tuned in a range of 0.75 × 10^19^ to 1.25 × 10^19^ cm^--3^, nonalloyed ohmic contacts are realized down to 77 K in a range of ±0.3 V. In contrast, with higher or lower *N*~Si~^(1)^, ρ~c~ exhibits high values. Optimal contact resistivity was obtained at *N*~Si~^(1)^ = 7.5 × 10^18^ cm^--3^ (ρ~c~ = 8.5 × 10^--3^ Ω·cm^2^ at RT and ρ~c~ = 4.1 × 10^--2^ Ω·cm^2^ at 77 K), where *N*~2DSi~ per layer is 1 × 10^12^ cm^--2^. [Figure [9](#fig9){ref-type="fig"}](#fig9){ref-type="fig"} shows the *I*--*V* curves between the two electrodes at RT and 77 K of the optimal initial-side contact. Although small nonlinearity is still visible in the high voltage region at 77 K, ohmic property is further improved compared with [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}b.

![(a) Contact resistivity ρ~c~ at RT and 77 K and (b) total active carrier density *N*~total~ at RT as a function of the Si concentration in layer (1) *N*~Si~^(1)^. When ρ~c~ is higher than −1.5 × 10^--1^ Ω·cm^2^, nonlinear *I*--*V* curves were observed, indicating a Schottky-like contact.](ao-2018-03260g_0004){#fig8}

![*I*--*V* curves between two electrodes at RT and 77 K. *N*~Si~^(1)^ is 7.5 × 10^18^ cm^--3^ and the upper layers were grown at 530 °C. The size of the electrodes and separation between the two electrodes are 600 × 400 μm^2^ and 100 μm, respectively.](ao-2018-03260g_0003){#fig9}

Finally, we would like to note an additional factor that has significant effects on contact resistivity. The total active carrier density of the sample with *N*~Si~^(1)^ = 7.5 × 10^18^ cm^--3^ (which exhibits the best contact resistivity) is *N*~total~ = 2.09 × 10^13^ cm^--2^, which is lower than that of the sample with *N*~Si~^(1)^ = 1.25 × 10^19^ cm^--3^ (*N*~total~ = 2.33 × 10^13^ cm^--2^), as shown in [Figure [8](#fig8){ref-type="fig"}](#fig8){ref-type="fig"}b. In addition, the total active carrier density of the sample with *N*~Si~^(1)^ = 3 × 10^19^ cm^--3^ is higher than that of the sample with *N*~Si~^(1)^ = 5 × 10^18^ cm^--3^ (*N*~total~ = 1.84 × 10^13^ and 1.59 × 10^13^ cm^--2^). However, the contact resistivity at RT of the former sample is higher than that of the latter sample (ρ~c~ = 2.2 × 10^--1^ as compared with 5.7 × 10^--2^ Ω·cm^2^). It has been reported that high doping of Si and/or annealing results in changes in the Si configurations in the GaAs.^[@ref23],[@ref33],[@ref35],[@ref36]^ These changes possibly modify the electronic structures of n-GaAs, which in turn would affect the contact resistivity. To verify if this is the case, however, further studies will be needed.

Hence, tuning *N*~Si~^(1)^ to within a narrow range of 7.5 × 10^18^ to 1.25 × 10^19^ cm^--3^ and maintaining a slightly low substrate temperature of 530 °C are the keys to the creation of an initial-side nonalloyed ohmic contact.

Although the obtained contact resistivities are not as low as the typical values (*ρ*~c~ = 10^--6^--10^--7^ Ω·cm^2^) for the alloyed ohmic contacts to n-GaAs and small nonlinearity appears in the high voltage region at 77 K, the values are still in the acceptable range for specific applications such as metasurface QWIPs.

Conclusions {#sec3}
===========

We have realized nonalloyed ohmic contacts on buried n-GaAs that appear after bonding the original substrates to support substrates with an upside-down configuration, followed by etching the substrates and sacrificial layers. An end-side nonalloyed ohmic contact is easily obtained by doping with ultrahigh density Si as reported previously. When similar structures are applied to the initial-side contact, however, the contacts become a Schottky-like contact. For the initial side, we found that moderate Si-doping density, which is lower than that for the end side, is necessary. The temperature for the growth of upper device layers on the initial-side contact layers is critically important for the suppression of Si diffusion and inactivation. Nonalloyed ohmic contacts in a range of ±0.3 V that operate from RT to 77 K can be obtained by tuning the concentration of doped Si to within a narrow range of *N*~Si~ = 7.5 × 10^18^--1.25 × 10^19^ cm^--3^ and reducing the substrate temperature during the growth of the upper device layers from 580 to 530 °C. The optimal contact resistivity obtained in this study is *ρ*~c~ = 8.5 × 10^--3^ Ω·cm^2^ at RT and *ρ*~c~ = 4.1 × 10^--2^ Ω·cm^2^ at 77 K for *N*~Si~ = 7.5 × 10^18^ cm^--3^. Our results show that double-sided nonalloyed ohmic contacts to Si-doped GaAs are feasible in which ohmic contacts are realized on both sides without the formation of an intermediate alloyed layer for metal--semiconductor--metal plasmoelectronic device applications. The required thickness for a contact layer is only 53 nm, which contributes to the realization of thin semiconductor layers enabling higher field enhancement.

Experimental Section {#sec4}
====================

The samples were grown on semi-insulating GaAs (100) substrates using a solid-source molecular beam epitaxy (MBE) system. Typical sample structures for the evaluation of initial-side contacts are shown schematically in [Figure [10](#fig10){ref-type="fig"}](#fig10){ref-type="fig"}a. After the growth of GaAs buffer and Al~0.9~Ga~0.1~As (and Al~0.55~Ga~0.45~As) sacrificial layers, the n-GaAs initial-side contact layer was grown at 530 °C. The contact layer consists of (1) a highly Si-doped GaAs layer (Si concentration *N*~Si~ ≥ 5 × 10^18^ cm^--3^), (2) n-GaAs (*N*~Si~ = 3 × 10^18^ cm^--3^), and (3) GaAs (nondoped). To minimize Si segregation from the layer (1) to the device layer grown on top of them, we inserted layers (2) and (3). Next, a device layer (or imitation device layer) consisting of Al~0.3~Ga~0.7~As and GaAs layers was grown at 580 °C or 530 °C. Note that 580 °C is the typical growth temperature for high-quality GaAs and AlGaAs by MBE.^[@ref37]−[@ref39]^ To increase the number of Si atoms substituted for Ga, the layer (1) was grown at somewhat low temperature of 530 °C, and a δ-doping technique was used to increase Si.^[@ref29],[@ref40]^ During the growth of n-GaAs (*N*~Si~ = 5 × 10^18^ cm^--3^), we interrupted the growth and performed δ-doping of Si (*N*~2DSi~ = 0--1 × 10^13^ cm^--2^) with 2--4 nm separations.

![Schematic illustrations of samples and their fabrication process. (a) Sample structures after MBE growth and (b) samples with InSn electrodes for VDP measurements. (c) For the *I*--*V* characteristic and TLM measurements, the substrate inversion process was applied: (c-1) the MBE-grown samples were bonded to the support substrates using glue upside down, (c-2) followed by etching of the substrates and sacrificial layers, and (c-3) formation of Ti/Au electrodes. The red dashed lines indicate the surfaces of the initial-side contacts.](ao-2018-03260g_0002){#fig10}

The total active carrier density (*N*~total~, cm^--2^) in the contact layers (layers (1), (2), and (3)) was checked using conventional van der Pauw (VDP) methods. For the measurements, InSn was thermally diffused from the top surfaces at 420--450 °C, as shown in [Figure [10](#fig10){ref-type="fig"}](#fig10){ref-type="fig"}b.

For evaluation of contact resistivity, the original substrates were bonded to the support GaAs substrates using glue upside down ([Figure [10](#fig10){ref-type="fig"}](#fig10){ref-type="fig"}c-1), followed by removal of the GaAs original substrates and AlGaAs sacrificial layers by mechanical and chemical etching ([Figure [10](#fig10){ref-type="fig"}](#fig10){ref-type="fig"}c-2). Ti/Au metals were then evaporated to the exposed initial-side contact layers (1) for electrode formation ([Figure [10](#fig10){ref-type="fig"}](#fig10){ref-type="fig"}c-3). The samples were not annealed after metal deposition. The *I*--*V* curves are obtained in between the two electrodes. The contact resistivity (*ρ*~c~, Ω·cm^2^) was estimated using the transmission line model (TLM) measurement.^[@ref41]^ The values of *ρ*~c~ were estimated by fitting the values of resistance between the electrodes with different separations.

The depth profiles of the doped Si density were measured using secondary ion mass spectrometry (SIMS). The depth profiles of the active carrier density were evaluated by the VDP method combined with step-by-step etching of the sample surfaces by 2.3% tetramethylammonium hydroxide solution. Each time after the 2 nm-thick etching (the etching time was 1 min), we measured the total active carrier density (*N*~total~, cm^--2^) by the VDP measurement. By calculating the difference of *N*~total~ (cm^--2^) before and after each etching step (Δ*N*~total~), we evaluated the active carrier area density in the etched 2 nm-thick layers.
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